Abstract-Interconnection systems inside switching equipment, high-performance computers and data-centers are nowadays facing more and more demanding requirements. Optical interconnections based on multistage switching networks provide more bandwidth and less energy consumption compared to electronic counterparts. In this work a procedure to design the architecture of optical multistage switching networks is proposed which exploits the properties of multistage networks, on one side, and of optical switching systems on the other side. Thanks to the modularity of the architecture, a generic-size fabric can be implemented by simply cascading multiple stage-modules. In this paper we show in details the application of the approach to the Extended Generalized Shuffle (EGS) networks, though the method can be extended to other types of networks. The proposed procedure supports various implementation technologies, as, for example, integrated optics with micro-ring resonators, free-space optics with 2-D MEMS, networks on chip.
I. INTRODUCTION
Optical interconnections (OI) are regarded today as very promising systems, as they exploit the strong advantages light offers over current of electrons as means to propagate information. These are: extremely large bandwidth; attenuation not increasing with frequency; absence of electro-magnetic interference; low cost, high robustness and small footprint of the transmission media; low power consumption; etc. By OI we refer to the usage of photonic systems to interconnect optoelectronic high-speed transmitters and receivers located at short distance from one another. "Short" is in general the distance separating subsystems within a system, this definition encompassing a wide spectrum of applications: rack-to-rack (e.g. inside data-center, supercomputing or top-line switching facilities), shelf-to-shelf (e.g. backplane of a rack of servers or PC blades or card modules), board-to-board (e.g. the bus inside a computer), chip-to-chip (e.g. over a printed-circuit board), on-chip (e.g. interconnecting the cores of a multicore microprocessor).
If we look at the context of data-centers, for instance, OI proved to be an effective solution both to data-center remote connection [1] and as intra data-center infrastructure [2] , [3] .
At the other extreme in the scale of interconnection distance, we have the on-chip applications. Recently, silicon technology evolution allowed the development of the System-on-Chip (SoC) concept, in which tens of subsystems (CPU, memory, I/O interfaces, etc.), integrated on a single chip, exchange data by means of a dedicated full-functionality optical network built on the chip (Network-on-Chip -NoC) [4] , [5] . Thanks to the advantages mentioned above, silicon waveguides and photonics can guarantee good scalability in transmission bitrate, number of nodes and power consumption [6] .
Traditionally, optics is reputed to be strong in transmission (100 Tb/s capacity over a single fiber is an already-achieved record [7] ), but not so powerful in switching, due to limitations in switching speed and absence of optical buffers. However, in the new application scenario depicted above, energy efficiency and scalability [8] , rather than switching speed, are the most critical issues, and the strong integration with electronics can be exploited for buffering. That is casting new light on optical switching, and in particular on optical multistage networks.
Several studies have targeted the optical implementation of multistage switching networks, investigating solutions for various transmission media (including fiber, waveguides and free-space optics) and switching components (e.g. MEMS, micro-ring resonators, directional couplers, etc.). Some recent works proposing multistage-network design techniques are rather generic on how to physically interconnect the stages and the switching elements [9] , [10] . Other studies propose solutions not compatible with an integrated-optics implementation [11] - [13] . Some papers appeared in 2008 [14] , [15] presented architectures developed for MEMS switching elements, which can however be easily extended to waveguided systems. More recent studies (2010) deal with multistage network architectures exploiting waveguides and micro-ring resonators [16] , [17] . Most of these papers focus on networks of specific size, without caring too much about the scalability of the proposed architectures. An example of scalability study of MEMS matrices is presented in [18] . However, in this work, as in the others cited so far, the proposed architecture is a direct implementation of classical switching networks (e.g. Benes).
Novel optically-oriented architectures for multi-stage networks have been introduced in the 80's and 90's [19] - [21] , exploiting directional couplers as switching elements. Also these works are more focused on the topology and are not very specific about the interconnection layout. A first paper investigating the modularity of an integrated-optics architecture based on directional couplers [22] , appears in 2000: in the work a recursive design technique is proposed. In 2001, another similar study [23] reports a recursive technique to design the stages of a multistage network, independently on the technology of the switching elements; little attention is however dedicated to the interconnection of the stages.
Meanwhile, in [24] an analogous approach is adopted to design MEMS-based stages.
In the paper [25] we have recently proposed a design technique for optical multistage switching networks that is innovative compared to the past literature as it aims to achieve the following targets at the same time: be usable in both integrated-optics and free-space architectures, and thus compatible with several switching-element technologies (including, e.g. MEMS and micro-ring resonators); be scalable to networks of any size and based on a vast class of topologies (e.g. all the banyan networks); take care of both stage internal architecture and interconnections between stages, allowing for a highly-modular implementation of the network; display a low complexity but be based on a systematic analysis of the properties of the architectures.
In [25] we showed the application of the method to a vast class of the banyan networks (those having interstages that perform non-parity-preserving bit-permutations). In this work we would like to extend the same concepts to the Extended Generalized Shuffle (EGS) networks. Despite it has been proposed for the first time in the nineties, EGS is still an actively studied switching architecture [26] , especially in the optical field [27] . As in the previous work, we refer to a planar implementation, in which optical signals propagate (in waveguide or free-space) over a plane parallel to the substrate of the network, over which the elements that switch or steer the light-beams are fabricated.
The structure of the paper is as follows. Sec. II introduces some definitions needed in the discussion. Sec. III presents a set of theorems formalizing the main properties of the proposed architectures. The proofs of this theorems, omitted here for brevity, are reported in [28] . Sec. IV is dedicated to the design procedures of the network stages, while Sec. V reports about the software implementation of the design procedure and shows some application examples.
II. MULTISTAGE-NETWORK BASIC DEFINITIONS AND

DECOMPOSITION
As well known from the switching theory [29] , a multistage network is composed by elementary switching elements (SEs) organized as a sequence of switching element stages (SESs), interconnected by interstage links. Here only networks with 2 × 2 switching elements (SEs) are considered, each element having only two possible states: bar and cross. The links between two adjacent switching stages form an interstage-link stage (ILS). We will consider only networks with N inlets and outlets (N × N ) with S switching stages, numbered from 1 to S and N/2 SEs per stage. The number of interstage-link stages is S − 1, numbered after the upstream switching stage (see Fig. 1 ).
The routing, blocking and reachability properties of a multistage network depend on the number of SESs and the connection patterns built in the ILSs. Both SESs and ILSs perform permutations. An SES performs a switching permutation π which changes over time according to the network state, while an ILS performs a fixed interstage permutation μ. Thus the overall permutation of a multistage network can be written as
The switching theory has identified a number of interstage permutations that can be effectively used as basic building blocks in the construction of multistage networks. These networks are classified on the basis of the type of μ they adopt in their ILSs. Two basic types of ILS can be identified [29] : the Extended Generalized Shuffle (EGS) permutation and the bit-exchanging permutations.
In this paper we will deal only with the former type, though the method we describe is quite general and it can be applied also to bit-exchanging permutation (as done in [25] ).
The most general definition of EGS refers to a multistage network in which each SES s is composed of r s equal switching matrices having size n s × m s (i.e. each matrix with n s inlets and m s outlets). ILS permutations are defined by the following rule: outlet j s of matrix k s of stage s is connected to inlet j s+1 of matrix k s+1 of stage s + 1, where:
In this paper we will only consider 2×2 switching matrices 1 (coincident with the switching elements), hence n s = m s = 2 and r s = N/2 for all s. N is an even integer (not necessarily a power of 2, as it would be in a banyan architecture). Thus the previous equation reduces to:
Fig . 2 shows the general scheme of the 2×2 EGS permutation.
Let us now introduce a final concept we need for the following discussion. We define a superstage (SuS) as the set composed by the cascade of a switching stage and the following adjacent interstage-link stage. In a multistage network of S stages, in which π s (μ s ) is the permutation of the generic SES (ILS), the SuS permutation is given by
In order to describe a SuS, and without loss of generality, in the following we will assume that the SES permutation is the identity: π s = I. This is equivalent to consider all the switching elements in the bar state and it implies that all connections between SuS inlets and outlets are arranged as the links of the ILS. This artifice will be useful to simplify the explanations of the optical SuS in Sec. III. Any multistage network can be decomposed in a cascade of SuSs. Dually, we can create a multistage network by cascading SuSs. The cascadability of SuSs is made possible by their layout, chosen so that the outlets of a first SuS spatially matches with the position of the inlets of the following SuS. This property is essential to make the architecture modular, i.e. decomposable in elementary building-blocks.
III. OPTICAL SUPERSTAGE ARCHITECTURE
This section defines the general properties of the architecture we propose for implementing multistage networks with optical technology, as anticipated in Sec. I. The basic idea is to exploit the SuS definition reported above in order to decompose the network in a set of simple building blocks which can be easily cascaded and which have a similar layout. Each block corresponds to a SuS and its internal architecture can be modified so to reproduce the SES and ILS of the SuS.
According to the definition of an N × N SuS, its optical implementation has to contain a set of N inlets, a set of N outlets and N/2 optical 2 × 2 switching elements. The role of the interstage links are played by the optical paths connecting inlets to outlets and crossing the optical switches. As mentioned in Sec. I, the path can be free-space optical or wave-guided, matching the fabrication technology of the switches. The following discussion is independent of the specific implementation: it will show how to design the optical SuSs so that they display the same switching properties and perform the same permutations as defined by the theory. Moreover, modularity has to be preserved, so to be able to assemble an optical multistage network by cascading the SuS modules. Therefore, the plan of the optical SuS and the location of inlets and outlets is selected in order to guarantee matching of outlets of a SuS to inlets of the next adjacent SuS, as explained in Sec. II.
We are proposing a physical layout of an optical SuS with a "Γ" shape as shown in Fig. 3 . The "Γ" shape ensures modularity and enables a simple and uniform design of the optical paths. A useful tool to represent the SuS layout and its internal architecture is provided by the substrate grid represented in Fig. 4 (in the case N = 10) . The grid has size N × N , with columns and rows numbered from 1 to N ; the SuS is inscribed in this grid: due to the "Γ" shape, the lower-right quarter of the grid is unused. Row height and column width are equal to the same size, that we call base unit. Free sample optical paths are shown in the Fig. 4a in order to give a quick idea of the internal structure of the SuS. Optical paths are composed only of vertical or horizontal segments joined by 90-degrees turns. Each element of the grid (identified by the position (row,column)) can be only of a finite number of types: horizontal straight segment (e.g. (1, 1) in the grid), vertical straight segment ((e.g. (4, 4) ), left turn 2 (e.g. (7, 4) ), right turn (e.g. (2, 8) ), turn pair 3 (e.g. (2, 4) ), path crossing intersection . (2, 6) ) and path crossing intersection with an optical 2 × 2 switching device 4 (that is supposed to have the two states cross and bar) (e.g. (1, 4) ). In this work we do not consider wavelength division multiplexing: all signals are at the same wavelength. Therefore the following conflictprevention rule must be enforced: every no empty element of the substrate grid can be occupied either by a single input-tooutput optical path segment or two input-two-output optical path segments with different direction. The rest of this section explores in details the aspects of SuS planning, which are:
• inlet and outlet placement, • type of optical path, • positioning of the optical switching elements.
A. Inlet/outlet placement
Inlets and outlets of the optical SuS are positioned as represented in Fig. 4b . They are partitioned according to their parity and the distance between two adjacent inlets (outlets) is equal to the base unit. Even inlets, starting from inlet 0, are placed at the edge of the top row, from column N/2 to column 1; odd inlets, starting from inlet 1, are placed at the edge of the leftmost column, from row 1 to row N/2. The inlets have been numbered so that inlets 0 and N − 1 are symmetrical relative to the main diagonal of the grid (see Fig. 4b ). Outlets are placed in positions which match the position of the inlets of the next SuS: odd outlets are located at the edge of column N/2, from row N/2 + 1 to row N ; even outlets are at the edge of row N/2, from column N to column N/2 + 1. Fig. 5 shows an example of a multistage network built by cascading three 10 × 10 SuSs.
B. Optical paths
We require that optical paths have to connect inlets to outlets along the shortest possible way and with the minimum number of turns. In fact by reducing the number of path turns we reduce the loss due to waveguide bending or to reflection on non-ideal mirrors.
As shown in Fig. 6 , when an even (horizontal) inlet is connected to an odd (vertical) outlet, the simplest and shortest possible path is composed only by two segments and one turn. The same applies to a connection between an odd (vertical) 4 Represented as a solid black square. When the inlet and the outlet to be connected have the same parity (i.e. are both odd or even), the shortest possible path is composed of three segments and two turns. In this case, however, there are multiple paths, all with the same length, as visible in Fig. 6 . Therefore there is a degree of freedom in the selection of the path: we introduce then the name free paths. If the source inlet is even (odd) the free path is described by  (c i , r t , c o ) ((r i , c t , r o ) ); r t (1 ≤ r t ≤ N/2) and c t (1 ≤ c t ≤ N/2) indicate the row and column, respectively, selected for placing the central segment. The paths are named horizontal or vertical based on the orientation of their longest segment, which is the first one for the unique paths and the middle one for the free paths. In Sec. IV we will define the criterion to select the best possible central-segment position in the free paths. Let us now consider the free-paths: we introduce the discussion with an example. Fig. 7 shows the optical implementation of a EGS-SuS with N = 10 in which all the unique paths have been already routed. We consider one of the remaining connections that are still to be routed, for example the free path originating from inlet i = 0 which is connected to outlet o = 0. We recall that this is the three-segment path (c i = N/2, r t , c o = N ). According to the conflict-prevention rule (see above) no element of the substrate grid can be occupied by two co-propagating optical paths. Thus, the choice of row r t where to position the central segment is constrained by the presence of the horizontal unique paths already established in the substrate grid. Out of N/2 = 5 possible choices, there are actually only 3 positions available (r t = {3, 4, 5}), as shown in Fig. 8 [2, 4] and [4, 8] The example is generalized as follows. From Theorem 1 it follows that: From the above theorems, quite naturally descends that, once the unique paths are routed, there are (N/4)! (or ((N + 2)/4)!) possible configurations for the N/2 (N/2 + 1) free paths. Next we will show that only a substet of these configurations are actually suitable to create an optical SuS.
Theorem 1. In a SuS implementing an EGS permutation, the number of unique paths is either N/2, if N/2 is even, or
N/2 − 1, if N/2 is odd.
Theorem 2. In an EGS-SuS, the number of free paths is either
N/2 if N/2 is even, or N/2 + 1, if N/2 is odd.
C. Optical switching-element location
In the SES of an N × N SuS there are N/2 2 × 2 SEs. SE k (1 ≤ k ≤ N/2) of the SuS is connected to inlets 2k and 2k +1. Thus the optical device implementing the SE has to be placed at the crossing points of the paths coming from inlets 2k (even) and 2k + 1 (odd), respectively. We recall that a path from an inlet is of the unique type if it changes inlet parity, while it is of the free type if it preserves the parity. 
IV. OPTICAL SUPERSTAGE DESIGN RULES
We stated that not all the (N/4)! or ((N + 2)/4)! possible configurations of the free paths lead to an implementable optical SuS. For example, Fig. 10 shows three different possible path configurations in the 10 × 10 EGS-SuS, the construction of which has been initiated in Fig. 8 . The solutions shown in Fig. 10a and Fig. 10c are actually implementable, since the paths generate the five crossing points suitable to locate all the five SEs of the SuS. On the other hand, Fig. 10b shows that only four crossing points are generated by the path-pairs originating from inlets (2k,2k + 1): thus there are not enough sites to accommodate all the SEs.
Thus we need to define a systematic design strategy allowing for a correct construction of the optical SuS. Let us display the configuration rule using the example of a 12 × 12 EGS permutation. Starting from unique paths already established, we begin configuring the horizontal free paths from the one originating from the lowest inlet, which in this case is the path [0, 0]. Fig. 11a shows the three alternatives P1, Figure 11 : Example of sufficient-condition application P2 and P3. According to the criterion mentioned above, we chose P1. The second inlet to consider is 2: here we have two choices (P1, P2) (Fig. 11b) . Again, P1 is selected. Finally, we end up with the path from inlet 4, which has only one possible routing (Fig. 11c) . The routing of the remaining free paths is then constrained, as explained. We observe that the crossing points needed to host the SEs are lined up in the diagonal of the top-left subgrid (Fig. 11d) . This theorem provides a sufficient condition, i.e. there may be other configuration policies as well leading to implementable SuSs, but we are stating that at least this particular rule is effective, and that is enough. In fact, for example, the application of this theorem to a 10 × 10 EGS permutation leads to the generation of the EGS-SuS shown in Fig. 10a , but also the EGS-SuS shown in Fig. 10c is a valid configuration.
We finally deal with a last detail. In a multistage network decomposed in SuSs the last SuS simply implements the identity permutation. This terminal SuS can be more effectively designed according to an ad-hoc procedure, derogating from the one described above for the other SuSs. In fact the terminal SuS can be simplified, since there is no need to connect it to a further stage. Fig. 12 represents the terminal SuS. 
NETWORKS
The general structure of an Strictly Non-Blocking (SNB) EGS network [29] N ×N includes in order: N splitters 1×F , S stages of NF/2 SEs of size 2 × 2, interconnected by S − 1 stages of EGS ILSs and N combiners F ×1. Let focus only on the core of the network (i.e. the S stages between the splitter outlets and the combiner inlets). Based on the discussion above, the design procedure of an optical EGS core can be summarized as follows: 1) consider the EGS core represented as a sequence of SESs and EGS ILSs ("classical" representation); 2) decompose the network in S − 1 EGS-SuSs plus a terminal SuS; 3) define the configuration of the optical EGS-SuSs by means of the SuS design algorithm; 4) connect all the EGS-SuSs modules to obtain the core. The SuS design algorithm integrates all the concepts reported in Sec. III and adopts Theorem 4 as configuration policy. The main steps of the algorithm are depicted by the flow chart in Fig. 13 .
Blocks A deals with the generation of the unique paths, while blocks B are dedicated to the free paths.
In our work we have developed a software tool which is able to automatically produce the layout of the optical implementation of all the SuS of a multistage network according to the design procedure described above (including the SuS algorithm). We report here as example the EGS plane of a 8×8 EGS network with F = 3 (Fig. 14) . The optical architecture is represented rotated by 45
• counter-clockwise compared to the convention adopted in the previous figures. Network inlets are on the left edge and outlets on the right edge of the networks. We have proposed a systematic technique for the design of optical multi-stage switching networks. Our approach lets us precisely specify the structure of the switching-stage modules and how to interconnect them, and it is compatible with both integrated and free-space optics and several photonicdevice technologies, which makes this approach interesting for optical-interconnects applications at various distance ranges. In this paper we have shown the application of the method to the family of EGS networks based on EGS permutations. However, the technique can be applied to networks based on other families of interstage permutations (i.e. bit-exchange) [25] .
